

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
09/945,553 08/30/2001		Fernando Gonzalez	303.775US1	1842		
21186	7590 07/12/2005		EXAMINER			
SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A. P.O. BOX 2938 MINNEAPOLIS, MN 55402-0938			FOURSON III	FOURSON III, GEORGE R		
			ART UNIT	PAPER NUMBER		
	,		2823			

DATE MAILED: 07/12/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

					<u> </u>		
		Applic	ation No.	Applicant(s)			
Office Action Summary		09/94	5,553	GONZALEZ ET AL.			
		Exami	ner	Art Unit			
			e Fourson	2823			
Period fo	The MAILING DATE of this commu or Reply	nication appears on	the cover sheet w	vith the correspondence address			
THE - External control	MAILING DATE OF THIS COMMUI ensions of time may be available under the provision of SIX (6) MONTHS from the mailing date of this cone period for reply specified above is less than thirty operiod for reply is specified above, the maximum ure to reply within the set or extended period for reply received by the Office later than three months and patent term adjustment. See 37 CFR 1.704(b).	NICATION. ns of 37 CFR 1.136(a). In nonmunication. (30) days, a reply within the statutory period will apply are ally will, by statute, cause the	statutory minimum of thind will expire SIX (6) MO application to become A	reply be timely filed rty (30) days will be considered timely. NTHS from the mailing date of this communic BANDONED (35 U.S.C. § 133).	ation.		
Status							
1) 又	Responsive to communication(s) fi	led on <i>02 May 2005</i>	5.				
2a)□							
3)□		ters, prosecution as to the merit	s is				
·	closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposit	ion of Claims						
5)□ 6)⊠ 7)□	Claim(s) 1-37 is/are pending in the 4a) Of the above claim(s) 2-4,13,16 Claim(s) is/are allowed. Claim(s) 1,5,6,9-12,14,15,17-22 ar Claim(s) is/are objected to. Claim(s) are subject to restr	5,23-30 and 34-66 is and 31-33 is/are rejec	eted.	om consideration.			
Applicat	ion Papers						
9)	The specification is objected to by t	he Examiner.					
10)[The drawing(s) filed on is/are	e: a) <u>□</u> accepted or	b) objected to	by the Examiner.			
	Applicant may not request that any obj	ection to the drawing(s) be held in abeya	nce. See 37 CFR 1.85(a).			
	Replacement drawing sheet(s) including	ng the correction is rec	quired if the drawing	g(s) is objected to. See 37 CFR 1.12	21(d).		
11)	The oath or declaration is objected	to by the Examiner.	Note the attache	d Office Action or form PTO-152	<u>></u> .		
Priority	under 35 U.S.C. § 119						
a)	Acknowledgment is made of a claim All b) Some * c) None of: 1. Certified copies of the priorit 2. Certified copies of the priorit 3. Copies of the certified copies application from the Internat See the attached detailed Office actions.	y documents have by documents have be s of the priority docu ional Bureau (PCT f	peen received. peen received in <i>i</i> uments have beer Rule 17.2(a)).	Application No n received in this National Stage			
Attachmer	• •		🗀				
	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review	(PTO-948)		Summary (PTO-413) (s)/Mail Date			
3) 🔲 Infor	rmation Disclosure Statement(s) (PTO-1449 or No(s)/Mail Date			Informal Patent Application (PTO-152)			

The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.

A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 5/2/05 has been entered.

The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

Claims 1 and 31 are rejected under 35 U.S.C. 112, first paragraph, because the specification, while being enabling for thermal processing in the presence of a composition as described on instant page 16, lines 1-10, does not reasonably provide enablement for recitation of "under conditions that reduce redeposition of the metal film broadly. The specification does not enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to practice the invention commensurate in scope with these claims. There is no discussion of other methods of reducing redeposition and therefor insufficient guidance to enable one of ordinary skill in the art to practice the invention without undue experimentation.

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.

Claim 1 is rejected under 35 U.S.C. 102(a) as being anticipated by Pan et al, of record.

Pan et al discloses gate reoxidation using nitride spacers to prevent metal oxidation thus reducing redeposition as recited (abstract).

Claim 31 is rejected under 35 U.S.C. 103(a) as being unpatentable over Pan et al. as applied to claim 1 above, and further in view of Jain et al.

Pan et al does not disclose presence of NF₃ during gate patterning.

Jain et al discloses patterning of layers to form a polycide gate electrode using NF₃ gas (col.2, lines 13-22).

It would have been within the scope of one of ordinary skill in the art to combine the teachings of Pan et al and Jain et al to enable the step of patterning the gate stack of Pan et al to be performed and furthermore to enable removal of the ARC as disclosed by Jain (see abstract).

Claims 1,5,6,9-12,14 and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over the combination of applicant's admitted prior art (AAPA), Mitani et al and Pan et al, of record.

Applicant admits in the instant specification, pages 1-3, formation of a polycide gate stack followed by patterning and oxidation of the polysilicon portion of the stack. The process of AAPA does not include presence of gaseous NF₃.

Mitani et al discloses oxidation of polysilicon gate material in an ambient comprising NF₃ as a method of introducing F into the channel region of a MOSFET at 600°C (col.41, lines 12-18).

Mitani et al discloses one aim of the process is introduction of the halogen element contained in the sidewall insulating films formed on the sidewalls of the gate electrode into the gate electrode (col.3, lines 65+) to obtain a desired doping profile in the channel region including a profile in which the F concentration near the edges of the channel region is higher than that in the middle of the channel region (col.42, lines 4+). Also see the 26th embodiment (col.41) in which an insulating film is formed on the sidewall of a polysilicon gate electrode by thermal oxidation of polysilicon in the presence of NF₃ to introduce F into the channel region of a FET. The reference also discloses that a gate stack including a sandwiched polysilicon layer can be employed in the invention (col.5, lines 19-25).

Pan et al discloses that oxidation of metal and barrier layers can be prevented in gate reoxidation when using oxidation temperatures up to 650°C (col.5, lines 1 and 2).

It would have been within the scope of one of ordinary skill in the art to combine the teachings of AAPA and Mitani et al to enable the oxidation step of AAPA to be performed and further to achieve the introduction of F according to the teachings of Mitani et al to achieve a desired profile of F in the channel region of the resulting MOSFET. The presence of the metal restricting oxidation of the top surface of the poly region would be understood by one of ordinary skill in the art to result in the profile in which the F concentration is higher at the edges than in the middle of the channel region. One of ordinary skill in the art would have a reasonable expectation of success that the process of the combination of references relied

on in view of the teachings of Mitani that the F introduction method can be applied to a gate stack including a sandwiched polysilicon layer and in view of the teachings of Pan that a gate metal layer will not oxidize at 600°C.

Claims 17 and 18-22 are rejected under 35 U.S.C. 103(a) as being unpatentable over AAPA in combination with Mitani et al and Pan et al as applied to claims 1,5,6,9-12,14 and 15 above, and further in view of Cunningham.

AAPA in combination with Mitani et al does not include sidewall formation or metal nitride barrier layer formation.

Cunningham discloses sidewall formation after polysilicon oxidation and metal nitride barrier layer formation in a polycide gate formation process (abstract and [0030]).

It would have been within the scope of one of ordinary skill in the art to combine the teachings of AAPA, Mitani et al and Cunningham to enable the polycide gate structure of AAPA to be formed according to the teachings of Cunningham related to obtaining greater tolerance to higher temperature annealing.

Claims 31-33 are rejected under 35 U.S.C. 103(a) as being unpatentable over AAPA in combination with Mitani et al and Pan et al as applied to claims 1,5,6,9-12,14 and 15 above, and further in view of Jain et al.

AAPA and Mitani et al do not disclose presence of NF₃ during gate patterning.

Jain et al discloses patterning of layers to form a polycide gate electrode using NF₃ gas (col.2, lines 13-22).

It would have been within the scope of one of ordinary skill in the art to combine the teachings of AAPA, Mitani et al and Jain et al to enable the step of patterning the gate stack of AAPA to be performed and furthermore to enable removal of the ARC as disclosed by Jain (see abstract).

Any inquiry of a general nature or relating to the status of this application should be directed to the Group Receptionist whose telephone number is (703) 308-0956 until 2/4/04. See MPEP 203.08.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to examiner George Fourson whose telephone number is (571)272-1860. The examiner can normally be reached on Monday through Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Olik Chaudhuri, can be reached on (571)272-1855. The fax number for this group is (571)273-0224 and the customer service number for group 2800 is 571-272-2800. Updates can be found at http://www.uspto.gov/web/info/2800.htm.

George Fourson
Primary Examiner
Art Unit 2823

GFourson July 9, 2005